Introduction FASTBUS
Since many readers will be unfamiliar with FASTBUS, a brief outline is given here. FASTBUS is a new standard parallel bus system for high-speed and/or large-scale data acquisition and processing (1) . A VME-based Input-Output register, compatible with the CAMAC I/O register used to drive the FIORI, is under development.
By emulating standard CAMAC calls in the M68000/VME system, the CAMAC/FASTBUS List Processors will be portable to the VME/FASTBUS environment. A prototype set-up is expected by the end of 1983. Software Architecture Figure 3 illustrates the basic architecture of the FASTBUS software, which is described in detail in reference 8. 
This implementation is by no means efficient.
However, it is portable to any system supportinig FORTRAN and the standard CAMAC Routines (only 2 of these Routines are used in practice).
It is running on PDP-11 and HP21MX machines, and is being installed on Norsk Data and VAX machines.
It was relatively painless to produce, modify and debug, which was very important during the development stages of the hardware and software design.
Furthermore, it provides 'readable' referenice code which describes the operation of the hardware, and was used to ease the implementation of the PDP-11-specific Processor.
PDP-11 FIORI List Processor
The main software overhead in the portable FIORI List Processor is due to the I/O calls made to the operating system to execute CAMAC cycles.
On average, 10-20 CAMAC cycles are needed to execute a simple FASTBUS transaction, and in the PDP-11 RSX-1lM system, a QIO call takes about 1 millisecond.
Therefore a special QIO, to execute an entire FASTBUS List, was incorporated in the standard CAMAC Driver of the CERN-supported PDP-11 software. With this Driver, FASTBUS Block Transfer data exchange is accomplished at around 60 microseconds per 32-bit word on a PDP-11/60.
Portable CFI List Processor
The prototype CAMAC-to-FASTBUS Intelligent Interface has 3 components, shown in Figure 2; The FBPORT, which is the subject of another paper at this Conference (9) , drives FASTBUS via an AMD2910 microprogram sequencer with associated microstore and condition logic.
The sequencer is controlled from a Transaction Store which is loaded with a set of pointers to micro-code sequences. These sequences (almost) map onto F-Code Instructions.
The design of this interface has been reviewed recently and the architecture may undergo modification before a Mark 2 version is produced. The main design deficiency is the need to buffer read data before transferring through CAMPORT. This is not a severe handicap when Further benefit could be derived from a formal standardisation of F-Code, to allow FASTBUS Interfaces and Controllers to be designed as efficient F-Code machines.
